

A High-Performance Hardware Implementation of the LESS Digital Signature Scheme

Luke Beckwith^{1,2}, Robert Wallace¹, Kamyar Mohajerani¹, and Kris Gaj¹

(1) Cryptographic Engineering Research Group (CERG) at George Mason University

(2) PQSecure Technologies

Outline

- Brief overview of PQC status
- Introduction to LESS
 - Mathematical background
 - Algorithm details
 - Parameters
- Hardware architecture
 - Top-level structure
 - Details of RREF implementation
- Results and comparison


PQC Signatures

Winners:

- 3 algorithms
- 2 types of cryptography

New Candidates:

- 40 algorithms
- 7+ types



LESS

- LESS (Linear Equivalence Signature Scheme):
 - Code-based algorithm based on the difficulty of the linear equivalence problem
 - Constructed using Fiat-Shamir
 - Main elements are large matrices with elements in F_q
- Core Operation: $RREF(RREF(\text{Generator}) \times \text{Monomial Matrix})$

$$\begin{bmatrix} 1 & 1 & 0 & 0 & 5 \\ 0 & 0 & 1 & 0 & 6 \\ 0 & 0 & 0 & 1 & 2 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} \times \begin{bmatrix} 0 & 0 & 0 & 1 & 0 \\ 3 & 0 & 0 & 0 & 0 \\ 0 & 0 & 2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 6 \\ 0 & 2 & 0 & 0 & 0 \end{bmatrix} = \begin{bmatrix} 3 & 3 & 0 & 1 & 0 \\ 0 & 5 & 2 & 0 & 0 \\ 0 & 4 & 0 & 0 & 6 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} \xrightarrow{RREF} \begin{bmatrix} 1 & 0 & 0 & 5 & 0 \\ 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 5 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

RREF(Generator) *Monomial Matrix*

Background - RREF

Reduced Row Echelon Form (RREF):

A matrix is said to be in RREF if:

1. Rows with only zeros are at the bottom of the matrix
2. The leftmost non-zero (leading) entry of each row is to the right of the leading entry of all rows above it
3. All leading entries are 1
4. Each column containing a leading 1 has zeros in all other entries

The leading entries are also referred to as “pivots” and the corresponding columns as “pivot columns”

$$\begin{bmatrix} 1 & 1 & 0 & 0 & 5 \\ 0 & 0 & 1 & 0 & 6 \\ 0 & 0 & 0 & 1 & 2 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

Example of a matrix in RREF.
Pivots are in green.

Background – Monomial Matrix

Monomial Matrix:

A monomial matrix is a combination of a scalar matrix and a permutation matrix.

Each column and row have only one non-zero entry which is in F_q^* . The set of monomial matrices is referred to as M_n .

$$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 \\ 3 & 0 & 0 & 0 & 0 \\ 0 & 0 & 2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 6 \\ 0 & 2 & 0 & 0 & 0 \end{bmatrix}$$

Background – Generator Matrix and LEP

Generator Matrix:

A generator matrix is a matrix whose rows form the basis for a linear code. So, for generator G of code C , the codeword c of message m is calculated by:

$$c = mG$$


Two generator matrices are said to be **linearly equivalent** if there exist a monomial matrix Q and an invertible matrix S , such that

$$G' = SGQ$$

$$\begin{bmatrix} 1 & 0 & 0 & 5 & 0 \\ 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 5 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

Linear Equivalence Problem: Given G' and G , it is difficult to find Q

LEP Sigma Identification Protocol



Difficulty can be increased by performing multiple rounds or by using multiple keypairs

LESS Key Generation (Simplified)


Public Key Public Data (in RREF) Secret Key

$s - 1$ RREF Operations

$$\left[\begin{array}{c} G_i \\ k \times n \end{array} \right] = \boxed{\text{RREF}} \left(\left[\begin{array}{c} G_0 \in F_q^{k \times n} \\ k \times n \end{array} \right] \times \left[\begin{array}{c} Q_i \xleftarrow{\$} M_n \\ n \times n \end{array} \right] \right) \left. \vphantom{\left[\begin{array}{c} G_i \\ k \times n \end{array} \right]} \right\} \text{For } i \in [1, s - 1]$$

- Each keypair is an instance of LEP
- Multiple keypairs can be used to lower number of rounds needed
 - First keypair is trivial keypair (I_k, G_0)
 - $s - 1$ additional keypairs generated

LESS Sign Part 1 (Simplified)



LESS Sign Part 2 (Simplified)

ω non-zero entries



$$x_0, \dots, x_{t-1} \in [0, s-1] \leftarrow \text{CSPRNG}(d, S_{t,\omega})$$

Step 3:
Parse challenge

Step 4:
Calculate responses

$$\left[\begin{array}{c} \mathit{rsp}_i \\ n \times n \end{array} \right] \leftarrow \left[\begin{array}{c} Q_{x_i}^{-1} \\ n \times n \end{array} \right] \times \left[\begin{array}{c} \tilde{Q}_i \\ n \times n \end{array} \right] \text{ or } \left[\begin{array}{c} \tilde{Q}_i \\ n \times n \end{array} \right] \left. \vphantom{\left[\begin{array}{c} \mathit{rsp}_i \\ n \times n \end{array} \right]} \right\} \text{ For } i \in [0, t-1]$$

Secret Key

When $x_i \neq 0$

When $x_i = 0$

$$\text{signature} = (d, \mathit{rsp}_0, \dots, \mathit{rsp}_{t-1})$$

LESS Verify (Simplified)

$$\text{signature} = (d, \text{rsp}_0, \dots, \text{rsp}_{t-1})$$



$$x_0, \dots, x_{t-1} \leftarrow \text{CSPRNG}(d, S_{t,\omega})$$

Step 1:
Parse challenge

Step 2:
Recalculate commitments

$$\begin{bmatrix} \bar{G}_i \\ k \times n \end{bmatrix} = \text{RREF} \left(\begin{bmatrix} G_{x_i} \\ k \times n \end{bmatrix} \times \begin{bmatrix} \text{rsp}_i \\ n \times n \end{bmatrix} \right) \quad \text{For } i \in [0, t-1]$$

t RREF Operations

Public Key

Step 3:
Hash commitments and message


$$d' \leftarrow \text{HASH}(\bar{G}_0 || \dots || \bar{G}_{t-1} || M)$$

Step 4:
Check if commitments matched

$$d' == d?$$

LESS Parameters

NIST Security Level	Parameter Set	Code Parameters		
		n	k	q
1	LESS-1b	252	126	127
	LESS-1i			
	LESS-1s			
3	LESS-3b	400	200	127
	LESS-3s			
5	LESS-5b	548	274	127
	LESS-5s			



$$G_i[a, b] \in F_q$$


$s \rightarrow$ "Short" - minimize Sig size

$b \rightarrow$ "Balanced" - minimize PK + Sig size

$i \rightarrow$ "Intermediate" - in between b and s

LESS Parameters

NIST Security Level	Parameter Set	Protocol Parameters		
		t	ω	S
1	LESS-1b	247	30	2
	LESS-1i	244	20	4
	LESS-1s	198	17	8
3	LESS-3b	759	33	2
	LESS-3s	895	26	3
5	LESS-5b	1352	40	2
	LESS-5s	907	37	3




LESS Parameters

In LESS:


- Signature size \nearrow when $k \nearrow$, $t \nearrow$ and $\omega \nearrow$
- Public key size \nearrow when $n \nearrow$, $k \nearrow$, and $s \nearrow$
- Secret key size is independent of parameters

In this architecture:

- Area \nearrow to $n \nearrow$
- Keygen Cycle Latency \nearrow when $k \nearrow$ and $s \nearrow$
- Sign/Verify Cycle Latency \nearrow when $k \nearrow$ and $t \nearrow$



Top-Level Architecture



RREF - Example

A. $\begin{bmatrix} 2 & 2 & 3 & 3 & 1 & 4 & 3 \\ 3 & 3 & 1 & 5 & 1 & 4 & 3 \\ 5 & 3 & 1 & 2 & 2 & 2 & 6 \end{bmatrix}$ ← Row to reduce

Pivot Search

B. $\begin{bmatrix} 2 & 2 & 3 & 3 & 1 & 4 & 3 \\ 3 & 3 & 1 & 5 & 1 & 4 & 3 \\ 5 & 3 & 1 & 2 & 2 & 2 & 6 \end{bmatrix}$ ← Row to reduce

Row Swap

C. $\begin{bmatrix} 2 & 2 & 3 & 3 & 1 & 4 & 3 \\ 3 & 3 & 1 & 5 & 1 & 4 & 3 \\ 5 & 3 & 1 & 2 & 2 & 2 & 6 \end{bmatrix}$ ← Row to reduce

Rescale Pivot Row

D. $\begin{bmatrix} 1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 3 & 3 & 1 & 5 & 1 & 4 & 3 \\ 5 & 3 & 1 & 2 & 2 & 2 & 6 \end{bmatrix} = 2^{-1} \times \begin{bmatrix} 2 & 2 & 3 & 3 & 1 & 4 & 3 \end{bmatrix}$

Reduce Other Rows + Pivot Search

E. $\begin{bmatrix} 1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \\ 0 & 5 & 4 & 5 & 3 & 6 & 2 \end{bmatrix} = -3 \times \begin{bmatrix} 3 & 3 & 1 & 5 & 1 & 4 & 3 \\ 1 & 1 & 5 & 5 & 4 & 2 & 5 \end{bmatrix} = -5 \times \begin{bmatrix} 5 & 3 & 1 & 2 & 2 & 2 & 6 \\ 1 & 1 & 5 & 5 & 4 & 2 & 5 \end{bmatrix}$

Row to reduce = 0

$n = 7$

$k = 3$

$q = 7$

Pivot Element

Pivot Search Area

Rescaled Pivot Row

Reduced Other Rows

RREF - Example

Pivot Search Results

F.
$$\begin{bmatrix} 1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \\ 0 & 5 & 4 & 5 & 3 & 6 & 2 \end{bmatrix}$$
 ← Row to reduce

Row Swap

G.
$$\begin{bmatrix} 1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \\ 0 & 5 & 4 & 5 & 3 & 6 & 2 \end{bmatrix}$$
 ← Row to reduce

H.
$$\begin{bmatrix} 1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 0 & 5 & 4 & 5 & 3 & 6 & 2 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \end{bmatrix}$$
 ← Row to reduce

Rescale Pivot Row

I.
$$\begin{bmatrix} 1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 0 & 1 & 5 & 1 & 2 & 4 & 6 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \end{bmatrix} = 5^{-1} \times \begin{bmatrix} 0 & 5 & 4 & 5 & 3 & 6 & 2 \end{bmatrix}$$

Reduce Other Rows + Pivot Search


J.
$$\begin{bmatrix} 1 & 0 & 0 & 4 & 2 & 5 & 6 \\ 0 & 1 & 5 & 1 & 2 & 4 & 6 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \end{bmatrix} = -1 \times \begin{bmatrix} 1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 0 & 1 & 5 & 1 & 2 & 4 & 6 \end{bmatrix}$$

Row to reduce = 1

$$n = 7$$

$$k = 3$$

$$q = 7$$



$$= -0 \times \begin{bmatrix} 0 & 0 & 0 & 4 & 3 & 5 & 2 \\ 0 & 1 & 5 & 1 & 2 & 4 & 6 \end{bmatrix}$$

RREF - Example

Pivot Search Results

K.
$$\begin{bmatrix} 1 & 0 & 0 & 4 & 2 & 5 & 6 \\ 0 & 1 & 5 & 1 & 2 & 4 & 6 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \end{bmatrix}$$
 ← Row to reduce

Row Swap

L.
$$\begin{bmatrix} 1 & 0 & 0 & 4 & 2 & 5 & 6 \\ 0 & 1 & 5 & 1 & 2 & 4 & 6 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2 \end{bmatrix}$$
 ← Row to reduce

Rescale Pivot Row

M.
$$\begin{bmatrix} 1 & 0 & 0 & 4 & 2 & 5 & 6 \\ 0 & 1 & 5 & 1 & 2 & 4 & 6 \\ 0 & 0 & 0 & 1 & 6 & 3 & 4 \end{bmatrix} = 4^{-1} \times \begin{bmatrix} 0 & 0 & 0 & 4 & 3 & 5 & 2 \end{bmatrix}$$

Reduce Other Rows

N.
$$\begin{bmatrix} 1 & 0 & 0 & 0 & 6 & 0 & 4 \\ 0 & 1 & 5 & 0 & 3 & 1 & 2 \\ 0 & 0 & 0 & 1 & 6 & 3 & 4 \end{bmatrix} = -4 \times \begin{bmatrix} 1 & 0 & 0 & 4 & 2 & 5 & 6 \\ 0 & 0 & 0 & 1 & 6 & 3 & 4 \end{bmatrix} = -1 \times \begin{bmatrix} 0 & 1 & 5 & 1 & 2 & 4 & 6 \\ 0 & 0 & 0 & 1 & 6 & 3 & 4 \end{bmatrix}$$


O.
$$\begin{bmatrix} 1 & 0 & 0 & 0 & 6 & 0 & 4 \\ 0 & 1 & 5 & 0 & 3 & 1 & 2 \\ 0 & 0 & 0 & 1 & 6 & 3 & 4 \end{bmatrix}$$

Row to reduce = 2

$n = 7$

$k = 3$

$q = 7$



RREF – Algorithm

- Four major operations:

1. *Pivot Search*
2. *Row Swap*
3. *Rescale Pivot Row*
4. *Reduce Other Rows*

- Opportunities for parallelization:

1. Arithmetic performed on entire row
2. *Pivot Search* while *Reduce Other Rows*
3. Row operations in *Reduce Other Rows* are independent of each other


- Constant-time implementation

Input: Matrix $G \in \mathbb{Z}_q^{k \times n}$

Output: Matrix $G \in \mathbb{Z}_q^{k \times n}$

	1	for rtr $\in [0, k - 1]$ do
<i>Pivot Search</i>	2	vld_piv $\leftarrow 0$
	3	for col $\in [rtr, n - 1]$ do
	4	for row $\in [rtr, k - 1]$ do
	5	if ($G[\text{row}][\text{col}] > 0$) <i>and</i> (vld_piv = 0) then
	6	piv_row \leftarrow row
	7	piv_col \leftarrow col
	8	vld_piv $\leftarrow 1$
		9
<i>Rescale Pivot Row</i>	10	$m \leftarrow G[\text{rtr}][\text{piv_col}]^{-1} \bmod q$
	11	for col $\in [0, n - 1]$ do
	12	$G[\text{rtr}][\text{col}] \leftarrow m \cdot G[\text{rtr}][\text{col}] \bmod q$
<i>Reduce Other Rows</i>	13	for row $\in [0, k - 1]$ do
	14	if row \neq rtr then
	15	$m \leftarrow G[\text{row}][\text{piv_col}]$
	16	for col $\in [\text{piv_col}, n - 1]$ do
	17	tmp $\leftarrow G[\text{row}][\text{piv_col}] \cdot G[\text{rtr}][\text{col}] \bmod q$
	18	$G[\text{row}][\text{col}] \leftarrow G[\text{row}][\text{col}] - \text{tmp} \bmod q$


RREF – Operational Flow



Latency (clock cycles) = $k^2 + 3k + 58$
 (including implemented pipeline stages,
 not including I/O)


RREF – Column Memory

- n RAMs to hold one column of the matrix, each
- **Parallel memory units** to access entire row of matrix in one cycle
- **Address translation tables** for constant time conditional row swap
- **Separate input** and **output** ports




RREF – Row Arithmetic

- **Hardware re-use** for *Rescale Pivot Row* and *Reduce Other Rows*
- **Parallel arithmetic** units to operate on entire row at a time.
- **Long feed forward critical path** – good for pipelining
- **Registers** to hold result from *Rescale Pivot Row* to be used during *Reduce Other Rows*



RREF – Row Arithmetic – Rescale Pivot Row


$n=7$
 $k=3$
 $q=7$



	2	2	3	3	1	4	3
	3	3	1	5	1	4	3
	5	3	1	2	2	2	6
$2^{-1} \times$	2	2	3	3	1	4	3
	1	1	5	5	4	2	5
	3	3	1	5	1	4	3
	5	3	1	2	2	2	6

RREF – Row Arithmetic – Reduce Other Rows

$n=7$
 $k=3$
 $q=7$




1	1	5	5	4	2	5	
3	3	1	5	1	4	3	
5	3	1	2	2	2	6	
-5 x	5	3	1	2	2	6	
	1	1	5	5	4	2	5
	1	1	5	5	4	2	5
	0	0	0	4	3	5	2
	0	5	4	5	3	6	2

RREF – Row Arithmetic Pipeline

- Enables higher clock frequency
- Generates new result every clock cycle
- Increases flip-flop utilization


NIST Security Level	n	k	Frequency (MHz)
1	252	126	200
3	400	200	167
5	548	274	142




RREF – Results

- Area $\sim n$
- $n \nearrow$ Frequency \searrow
- Latency (Cycles) $\sim k^2$

NIST Security Level	n	k	Frequency (MHz)
1	252	126	200
3	400	200	167
5	548	274	142



Improvement Over AVX2 [Level 5]



TW (Hardware):

Evaluated on Artix-7

AVX2 (Software):


Evaluated on Ryzen 5 5600G
running @3.9 GHz

**27.3 × higher frequency
than HW**

HW is faster by a factor of

- **1.4x** for Keygen
- **2.5x** for Sign and Verify


Transmission Cost [Level 5]



Lattices have the smallest sizes

LESS has smaller signatures than SPHINCS⁺, but much larger public keys

Latency [Level 5]




Compared to
SPHINCS+

Order of magnitude
slower signing

Several orders of
magnitude slower for
verification

Area [Level 5]




Compared to SPHINCS+
2 × more LUTs
Similar number of DSP/FF
6 × more BRAM

Conclusion

- This work represents the first hardware work on the new candidate LESS
- Our implementation running on an Artix-7 FPGA outperforms optimized AVX2 by $\sim 2 \times$
- LESS provides smaller signature sizes than SPHINCS⁺, but at the cost of larger public keys and slower signing/verification

Questions?




<https://cryptography.gmu.edu/athena>

Page: PQC

RREF – Top-Level Unit

- Operates on entire row of the input matrix at a time
- Constant time *Pivot Search* implementation
- Parallel *Pivot Search* with initialization and *Reduce Other Rows*
- Pipelined arithmetic for increased clock frequency and high throughput



Linear Equivalence Problem

Linear Equivalence Problem (LEP):

Given two matrices $G, G' \in F_q^{k \times n}$ which generate codes C, C' , determine if the two corresponding codes are linearly equivalent. That is, does there exist matrices $Q \in M_n$ and $S \in GL(k)$ such that $G' = SGQ$ where $GL(k)$ is the set of invertible matrices.

$$\begin{array}{ccccccc}
 \begin{bmatrix} 0 & 0 & 3 & 0 \\ 0 & 2 & 0 & 0 \\ 2 & 0 & 0 & 1 \\ 0 & 0 & 0 & 4 \end{bmatrix} & \times & \begin{bmatrix} 1 & 0 & 0 & 0 & 2 \\ 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 3 \end{bmatrix} & \times & \begin{bmatrix} 0 & 0 & 4 & 0 & 0 \\ 0 & 4 & 0 & 0 & 0 \\ 5 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 4 \\ 0 & 0 & 0 & 3 & 0 \end{bmatrix} & = & \begin{bmatrix} 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 4 \\ 0 & 0 & 0 & 1 & 2 \end{bmatrix} \\
 S & & G & & Q & & G' = SGQ \\
 \text{Invertible Matrix} & & \text{Generator} & & \text{Monomial Matrix} & & \\
 & & \text{Matrix} & & & &
 \end{array}$$


Introduction: LESS Optimizations

Commitment Seed Tree:

- Commitment matrices are sampled using a leaf of a tree as the seed
- **Benefit:** Rather than sending the seeds of all zero-challenges (\tilde{Q}), we can send the path nodes needed to generate them

Information Sets:

- For nonzero-challenges ($Q^{-1} \times \tilde{Q}$), send only the k columns of the monomial which are needed to calculate the pivot columns of the commitment
- Non-pivot columns are minimized and sorted to account for lack of scaling/permuting
- **Benefit:** Cost of non-zero transmissions is cut in half



Example of path nodes saving transmission cost in seed tree

Computational Bottlenecks:

Conversion to RREF:

- Requires $k^2 * n$ operations
- ~80% of the latency in software

Column Sorting:

- Non-pivot columns are sorted before hashing commitment
- Column-wise sorting requires transposition before and afterwards for optimal performance

Generator Sampling:

- On-the-fly sampling used to reduce BRAM requirement
- K^2 coefficients (up to 75K) coefficients needed

$$\begin{bmatrix} 3 & 3 & 0 & 1 & 0 \\ 0 & 5 & 2 & 0 & 0 \\ 0 & 4 & 0 & 0 & 6 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} \rightarrow \begin{bmatrix} 1 & 0 & 0 & 5 & 0 \\ 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 5 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

Conversion to RREF

$$\begin{bmatrix} 0 & 4 & 0 & 1 & 2 \\ 1 & 5 & 1 & 0 & 0 \\ 6 & 4 & 3 & 0 & 6 \\ 8 & 4 & 0 & 0 & 0 \end{bmatrix} \rightarrow \begin{bmatrix} 0 & 0 & 1 & 2 & 4 \\ 1 & 1 & 0 & 0 & 5 \\ 3 & 6 & 0 & 6 & 4 \\ 0 & 8 & 0 & 0 & 4 \end{bmatrix}$$

Column sorted using element-wise comparison

Results

Hardware Comparison Platform:

- Device: Artix-7 FPGAs
- Area: LUTs, FFs, DSP, BRAM
- Performance: Latency in μs


Software Comparison Platform:

- Device: Ryzen 5 5600G
- Implementation: AVX2
- Performance: Latency in μs


Algorithm	Designer	Platform	Parameter Set Selection	Keygen	Sign	Verify
LESS	TW	Artix-7 FPGA	Synthesis	Yes	Yes	Yes
SPHINCS+	Amiet		Synthesis	No	Yes	Yes
Dilithium	Zhao		Runtime	Yes	Yes	Yes
FALCON	Beckwith		Synthesis	No	No	Yes

TW → This Work


Area [Level 1]




AVX2 Comparison [Level 1]




Latency [Level 1]




Transmission Cost [Level 1]




AVX2 Comparison [Level 3]



Area [Level 3]



Latency [Level 3]



Transmission Cost [Level 3]

