## A High-Performance Hardware Implementation of the LESS Digital Signature Scheme

Luke Beckwith ${ }^{1,2}$, Robert Wallace ${ }^{1}$, Kamyar Mohajerani ${ }^{1}$, and Kris Gaj ${ }^{1}$
(1) Cryptographic Engineering Research Group (CERG) at George Mason University
(2) PQSecure Technologies

## Outline

- Brief overview of PQC status
- Introduction to LESS
- Mathematical background
- Algorithm details
- Parameters
- Hardware architecture
- Top-level structure
- Details of RREF implementation
- Results and comparison


## PQC Signatures

## Winners:

- 3 algorithms
- 2 types of cryptography

New Candidates:

- 40 algorithms
- 7+ types



## LESS

- LESS (Linear Equivalence Signature Scheme):
- Code-based algorithm based on the difficulty of the linear equivalence problem
- Constructed using Fiat-Shamir
- Main elements are large matrices with elements in $F_{q}$
- Core Operation: RREF(RREF(Generator) x Monomial Matrix )

$$
\begin{aligned}
& \left.\left[\begin{array}{lllll}
1 & 1 & 0 & 0 & 5 \\
0 & 0 & 1 & 0 & 6 \\
0 & 0 & 0 & 1 & 2 \\
0 & 0 & 0 & 0 & 0
\end{array}\right] \times\left[\begin{array}{lllll}
0 & 0 & 0 & 1 & 0 \\
3 & 0 & 0 & 0 & 0 \\
0 & 0 & 2 & 0 & 0 \\
0 & 0 & 0 & 0 & 6 \\
0 & 2 & 0 & 0 & 0
\end{array}\right]=\left[\begin{array}{lllll}
3 & 3 & 0 & 1 & 0 \\
0 & 5 & 2 & 0 & 0 \\
0 & 4 & 0 & 0 & 6 \\
0 & 0 & 0 & 0 & 0
\end{array}\right] \xrightarrow{2} \begin{array}{l} 
\\
0
\end{array}\right]\left[\begin{array}{llll}
1 & 0 & 0 & 5 \\
0 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 5 \\
0 & 0 & 0 & 0
\end{array}\right] \\
& \text { RREF(Generator) } \\
& \text { Monomial } \\
& \text { Matrix }
\end{aligned}
$$

## Background - RREF

## Reduced Row Echelon Form (RREF):

A matrix is said to be in RREF if:

1. Rows with only zeros are at the bottom of the matrix
2. The leftmost non-zero (leading) entry of each row is to the right of the leading entry of all rows above it
3. All leading entries are 1
4. Each column containing a leading 1 has zeros in all other entries
The leading entries are also referred to as "pivots" and the corresponding columns as "pivot columns"


Example of a matrix in RREF. Pivots are in green.

## Background - Monomial Matrix

## Monomial Matrix:

A monomial matrix is a combination of a scalar matrix and a permutation matrix.

Each column and row have only one nonzero entry which is in $F_{q}^{*}$. The set of monomial matrices is referred to as $M_{n}$.
$\left[\begin{array}{lllll}0 & 0 & 0 & 1 & 0 \\ 3 & 0 & 0 & 0 & 0 \\ 0 & 0 & 2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 6 \\ 0 & 2 & 0 & 0 & 0\end{array}\right]$

## Background - Generator Matrix and LEP

## Generator Matrix:

A generator matrix is a matrix whose rows form the basis for a linear code. So, for generator $G$ of code $C$, the codeword c of message m is calculated by:

$$
c=m G
$$

Two generator matrices are said to be linearly equivalent if there exist a monomial matrix Q and an invertible matrix S, such that

$$
G^{\prime}=S G Q
$$

Linear Equivalence Problem: Given G' and G, it is difficult to find Q

## LEP Sigma Identification Protocol



Difficulty can be increased by performing multiple rounds or by using multiple keypairs

## LESS Key Generation (Simplified)



- Each keypair is an instance of LEP
- Multiple keypairs can be used to lower number of rounds needed
- First keypair is trivial keypair $\left(I_{k}, G_{0}\right)$
- $s-1$ additional keypairs generated


## LESS Sign Part 1 (Simplified)



## LESS Sign Part 2 (Simplified)

```
\(\omega\) non-zero entries
```

Step 3:
Parse
challenge


$$
\text { When } x_{i} \neq 0
$$

When $x_{i}=0$

$$
\text { signature }=\left(d, r s p_{0}, \ldots, r s p_{t-1}\right)
$$

## LESS Verify (Simplified)

$$
\text { signature }=\left(d, r s p_{0}, \ldots, r s p_{t-1}\right)
$$

$$
x_{0}, \ldots x_{t-1} \leftarrow C S P R N G\left(d, S_{t, \omega}\right)
$$

Step 1: Parse challenge

Step 3: Hash commitments and message

Step 4:
Check if commitments matched
 mmitments

$$
d^{\prime} \leftarrow H A S H\left(\bar{G}_{0}\|\ldots\| \bar{G}_{t-1} \| M\right)
$$

$$
d^{\prime}==d ?
$$

## LESS Parameters

| NIST Security Level | Parameter Set | Code Parameters |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $n$ | $k$ | $q$ |
| 1 | LESS-1b | 252 | 126 | 127 |
|  | LESS-1i |  |  |  |
|  | LESS-1s |  |  |  |
| 3 | LESS-3b | 400 | 200 | 127 |
|  | LESS-3s |  |  |  |
| 5 | LESS-5b | 548 | 274 | 127 |
|  | LESS-5s |  |  |  |

$n$ Columns


$$
G_{i}[a, b] \in F_{q}
$$

$s \rightarrow$ "Short" - minimize Sig size
$b \rightarrow$ "Balanced" - minimize PK + Sig size
$i \rightarrow$ "Intermediate" - in between $b$ and $s$

## LESS Parameters

|  | $\begin{gathered} \text { Paramete } \\ \mathrm{r} \\ \text { Set } \end{gathered}$ | Protocol Parameters |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $t$ | $\omega$ | $S$ |
| 1 | LESS-1b | 247 | 30 | 2 |
|  | LESS-1i | 244 | 20 | 4 |
|  | LESS-1s | 198 | 17 | 8 |
| 3 | LESS-3b | 759 | 33 | 2 |
|  | LESS-3s | 895 | 26 | 3 |
| 5 | LESS-5b | 1352 | 40 | 2 |
|  | LESS-5s | 907 | 37 | 3 |



The first keypair is $\left[I_{k}, G_{0}\right.$ ]

## LESS Parameters

## In LESS：

－Signature size $\nearrow$ when $k \nearrow, t \nearrow$ and $\omega$ 冗
－Public key size $\nearrow$ when $n \nearrow, k \nearrow$ ，and $s \nearrow$
－Secret key size is independent of parameters In this architecture：
－Area $\nearrow$ to $n$ ス
－Keygen Cycle Latency $\nearrow$ when $k \nearrow$ and $s \nearrow$
－Sign／Verify Cycle Latency $\nearrow$ when $k$ フand $t \nearrow$

## Parameter Meaning

## Code Parameters

$n$ ：Generator columns
$k$ ：Generator rows
$q$ ：Generator element modulus

Protocol Parameters
$t$ ：Protocol repetitions
$\omega$ ：Non－zero challenges
$s$ ：Number of keypairs

## Top-Level Architecture



## RREF

## Operation to convert an input matrix to RREF



All arithmetic operations performed modulo $\boldsymbol{q}=7$

## RREF - Example

Pivot Search
A. $\left[\begin{array}{c|c|c|c|c|c|c}2 & 2 & 3 & 3 & 1 & 4 & 3 \\ 3 & 3 & 1 & 5 & 1 & 4 & 4 \\ 5 & 3 & 1 & 2 & 2 & 2 & 6\end{array}\right]$ Row to reduce

Row to reduce $=0$

$$
\begin{aligned}
& \boldsymbol{n}=7 \\
& \boldsymbol{k}=3 \\
& \boldsymbol{q}=7
\end{aligned}
$$

| Pivot Element |
| :---: |
| Pivot Search Area |
| Rescaled Pivot Row |
| Reduced Other Rows |

Rescale Pivot Row $\left[\begin{array}{cccccccc}1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 3 & 3 & 1 & 5 & 1 & 4 & 3 \\ 5 & 3 & 1 & 2 & 2 & 2 & 6\end{array}\right]=2^{-1} \times\left[\begin{array}{lllllll}2 & 2 & 3 & 3 & 1 & 4 & 3\end{array}\right]$


## RREF - Example



Row to reduce $=1$

$$
\text { G. }\left[\begin{array}{lllllll}
1 & 1 & 5 & 5 & 4 & 2 & 5 \\
0 & 0 & 0 & 4 & 3 & 5 & 2 \\
0 & 5 & 4 & 5 & 3 & 6 & 2
\end{array}\right] \longleftrightarrow \text { Row to reduce }
$$

$$
\begin{gathered}
\boldsymbol{n}=7 \\
\boldsymbol{k}=3 \\
\boldsymbol{q}=7
\end{gathered}
$$

Row Swap

## Pivot Element

H. $\left[\begin{array}{lllllll}1 & 1 & 5 & 5 & 4 & 2 & 5 \\ 0 & 5 & 4 & 5 & 3 & 6 & 2 \\ 0 & 0 & 0 & 4 & 3 & 5 & 2\end{array}\right] \longleftarrow$ Row to reduce

Pivot Search Area

Rescaled Pivot Row

Reduced Other Rows


$$
=-0 \times\left[\begin{array}{ccccccc}
0 & 0 & 0 & 4 & 3 & 5 & 2 \\
0 & 1 & 5 & 1 & 2 & 4 & 6
\end{array}\right]
$$

## RREF - Example



## RREF - Algorithm

- Four major operations:

1. Pivot Search
2. Row Swap
3. Rescale Pivot Row
4. Reduce Other Rows

- Opportunities for parallelization:

1. Arithmetic performed on entire row
2. Pivot Search while Reduce Other Rows
3. Row operations in Reduce Other

Input: Matrix $G \in \mathbb{Z}_{q}^{k \times n}$
Output: Matrix $G \in \mathbb{Z}_{q}^{k \times n}$
for $\operatorname{rtr} \in[0, k-1]$ do
 Rows are independent of each other

- Constant-time implementation


## RREF - Operational Flow



Latency (clock cycles) $=k^{2}+3 k+58$
(including implemented pipeline stages, not including I/O)

## RREF - Column Memory

- $n$ RAMs to hold one column of the matrix, each
- Parallel memory units to access entire row of matrix in one cycle
- Address translation tables for constant time conditional row swap
- Separate input and output ports



## RREF - Row Arithmetic

- Hardware re-use for Rescale Pivot Row and Reduce Other Rows
- Parallel arithmetic units to operate on entire row at a time.
- Long feed forward critical path - good for pipelining
- Registers to hold result from Rescale Pivot Row to be used during Reduce Other Rows



## RREF - Row Arithmetic - Rescale Pivot Row



## RREF - Row Arithmetic - Reduce Other Rows



## RREF - Row Arithmetic Pipeline

- Enables higher clock frequency
- Generates new result every clock cycle
- Increases flip-flop utilization

| NIST <br> Security <br> Level | $n$ | $k$ | Frequency <br> $(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: |
| 1 | 252 | 126 | 200 |
| 3 | 400 | 200 | 167 |
| 5 | 548 | 274 | 142 |



## RREF - Results

- Area ~n
- $\boldsymbol{n} \boldsymbol{\pi}$ Frequency $У$
- Latency (Cycles) $\sim \boldsymbol{k}^{2}$

| NIST <br> Security <br> Level | $n$ | $k$ | Frequency <br> (MHz) |
| :---: | :---: | :---: | :---: |
| 1 | 252 | 126 | 200 |
| 3 | 400 | 200 | 167 |
| 5 | 548 | 274 | 142 |



## Improvement Over AVX2 [Level 5]



## Transmission Cost [Level 5]



## Latency [Level 5]



# Compared to SPHINCS+ Order of magnitude slower signing 

Several orders of magnitude slower for verification

## Area [Level 5]



## Compared to SPHINCS+ <br> $2 \times$ more LUTs

 Similar number of DSP/FF $6 \times$ more BRAM
## Conclusion

- This work represents the first hardware work on the new candidate LESS
- Our implementation running on an Artix-7 FPGA outperforms optimized AVX2 by $\sim 2 \times$
- LESS provides smaller signature sizes than SPHINCS ${ }^{+}$, but at the cost of larger public keys and slower signing/verification


## Questions?



## https://cryptography.gmu.edu/athena <br> Page: PQC

## RREF - Top-Level Unit

- Operates on entire row of the input matrix at a time
- Constant time Pivot Search implementation
- Parallel Pivot Search with initialization and Reduce Other Rows
- Pipelined arithmetic for increased clock frequency and high throughput



## RREF - Pivot Search

- Constant-time search hardware
- Search area decreases as algorithm progresses
- Parallel units to identify the non-zero element in every column of a row
- Large priority encoder to identify "left-most" non-zero element in search area as pivot element



## Linear Equivalence Problem

## Linear Equivalence Problem (LEP):

Given two matrices $G, G^{\prime} \in F_{q}^{k \times n}$ which generate codes $C, C^{\prime}$, determine if the two corresponding codes are linearly equivalent. That is, does there exist matrices $Q \in M_{n}$ and $S \in G L(k)$ such that $G^{\prime}=S G Q$ where $G L(k)$ is the set of invertible matrices.


## Introduction: LESS Optimizations

## Commitment Seed Tree:

- Commitment matrices are sampled using a leaf of a tree as the seed
- Benefit: Rather than sending the seeds of all zerochallenges ( $\tilde{Q}$ ), we can send the path nodes needed to generate them

Information Sets:

- For nonzero-challenges ( $Q^{-1} \times \tilde{Q}$ ), send only the $k$ columns of the monomial which are needed to calculate the pivot columns of the commitment
- Non-pivot columns are minimized and sorted to account for lack of scaling/permuting
- Benefit: Cost of non-zero transmissions is cut in half


Example of path nodes saving transmission cost in seed tree

## Computational Bottlenecks:

Conversion to RREF:

- Requires $k^{2} * n$ operations
- ~80\% of the latency in software

Column Sorting:

- Non-pivot columns are sorted before hashing commitment
- Column-wise sorting requires transposition before and afterwards for optimal performance
Generator Sampling:
- On-the-fly sampling used to reduce BRAM requirement
- $K^{2}$ coefficients (up to 75 K ) coefficients needed


Conversion to RREF
$\left[\begin{array}{lllll}0 & 4 & 0 & 1 & 2 \\ 1 & 5 & 1 & 0 & 0 \\ 6 & 4 & 3 & 0 & 6 \\ 8 & 4 & 0 & 0 & 0\end{array}\right] \rightarrow\left[\begin{array}{lllll}0 & 0 & 1 & 2 & 4 \\ 1 & 1 & 0 & 0 & 5 \\ 3 & 6 & 0 & 6 & 4 \\ 0 & 8 & 0 & 0 & 4\end{array}\right]$

Column sorted using element-wise comparison

## Results

Hardware Comparison Platform:

- Device: Artix-7 FPGAs
- Area: LUTs, FFs, DSP, BRAM
- Performance: Latency in $\mu s$


## Software Comparison Platform:

- Device: Ryzen 5 5600G
- Implementation: AVX2
- Performance: Latency in $\mu s$

| Algorithm | Designer | Platform | Parameter <br> Set <br> Selection | Keygen | Sign | Verify |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LESS | TW |  | Synthesis | Yes | Yes | Yes |
| SPHINCS+ | Amiet |  | Artix-7 FPGA | Synthesis | No | Yes |
| Dilithium | Zhao |  | Runtime | Yes | Yes | Yes |
| FALCON | Beckwith |  | Synthesis | No | No | Yes |

TW $\rightarrow$ This Work

## Area [Level 1]



## AVX2 Comparison [Level 1]



## Latency [Level 1]



## Transmission Cost [Level 1]



## AVX2 Comparison [Level 3]



## Area [Level 3]



## Latency [Level 3]



## Transmission Cost [Level 3]



